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The room-temperature effective mobilities of pseudomorphic Si/Si 0.64 Ge 0.36 /Si p-metal-oxidesemiconductor field effect transistors are reported. The peak mobility in the buried SiGe channel increases with silicon cap thickness. It is argued that SiO 2 /Si interface roughness is a major source of scattering in these devices, which is attenuated for thicker silicon caps. It is also suggested that segregated Ge in the silicon cap interferes with the oxidation process, leading to increased SiO 2 Incorporation of pseudomorphic SiGe layers into Si complementary metal-oxide-semiconductor ͑CMOS͒ technology has prospects of improving the hole channel mobility to approach that of the bulk silicon electron channel. SiGe metal-oxide-semiconductor field effect transistors ͑MOSFETs͒ normally require a Si spacer between the SiO 2 and the SiGe layer to avoid the pile up of unoxidized Ge behind the oxide front ͑snow plow effect͒ which leads to a degradation of the oxide/semiconductor interface quality. [1] [2] [3] The maximum benefit from incorporation of SiGe in CMOS may expected to occur when the alloy layer is placed as close as possible to the oxide. Unfortunately, as Ge content or alloy growth temperature increases, strain-driven long range roughening of the upper Si/SiGe heterointerface may occur 4 which sets a limit on the Si cap thickness. Previously, when this type of material was oxidized to retain a 2.5 nm Si capping layer, 1 there was a severe degradation in mobility with the observation of oxide pinholes.
Here, we report electrical measurements on pseudomorphic Si/Si 0.64 Ge 0.36 /Si p-metal-oxide-semiconductor ͑p-MOS͒ devices fabricated from solid source molecular beam epitaxial ͑SS-MBE͒ material grown using a low growth temperature ͑450°C͒, postgrowth anneal ͑800°C͒ technique. 5 The pseudomorphic Si 0.64 Ge 0.36 layers have interfaces 5 without the strain-induced interface roughness that is associated with higher temperature growth and thus these structures are well suited for incorporation into SiGe/MOS technology. The final Si capping layer thicknesses obtained after oxidation were measured by a combination of x ray, crosssectional transmission electron microscopy ͑TEM͒ and capacitance-voltage ͑C-V͒ measurements, to within an accuracy of Ϯ0.2 nm. Devices were fabricated in a standard CMOS-type process, but with a reduced thermal budget ͑maximum 850°C, 60 s͒ to maintain the integrity of the SiGe layer. Oxide growth was by dry thermal oxidation at 800°C. The gate material is in situ boron doped polysilicon and source and drain contacts are conventional high doped BF 2 (5ϫ10 15 cm
Ϫ2
, 50 keV͒ implants. Two different n-type substrate doping concentrations (N sub ) were used, 2ϫ10 17 cm Ϫ3 ͑batch A͒ and 5ϫ10 15 cm Ϫ3 ͑batch B͒, to investigate punchthrough and drain induced barrier lowering effects which occur at short device channel lengths. A nominally undoped 100 nm Si buffer layer was grown on the substrate, followed by a Si 0.64 Ge 0.36 layer of thickness 10 nm. A range of values of the Si capping layer were chosen such that the final values after process cleans and oxidation would be between 2 and 8 nm.
To determine the effective carrier mobility, eff , we have used a modified ''split-C-V'' technique 6 on large area FETs of length ϭ 300 m and width ϭ 50 m. Figures 1  and 2 show plots of eff as a function of total carrier sheet density (N S ) for devices fabricated in batches A and B, respectively. The crosses on the plots for W02, W03, and W10 indicate points where marked decreases in effective mobility occur as the total carrier density increases. Simulations indicate that these points are where parasitic conduction at the Si/SiO 2 interface begins to affect the transport characteristics of the device. It should be noted that for both W01 and W09 7 Whall and Parker, 8 and Kearney and Horrell 9 have provided strong evidence that interface roughness rather than alloy scattering plays a dominant role in limiting the hole mobility in devices of this type. To determine the effect of thickness fluctuations, ⌬, in the SiO 2 insulator and Si cap, we have evaluated the associated fluctuations in the electrostatic potential 10 at the Si/SiGe interface using a self-consistent solution of Poisson's and Schröd-inger's equations. To compare structures with different Si cap or oxide thicknesses the carrier sheet density in the channel was kept at a constant value of 1.0ϫ10 12 cm Ϫ2 , low enough to ensure that the Si cap would not be populated. The rms potential fluctuation, ⌬V, is plotted as a function of rms roughness amplitude in Fig. 3 for typical values 9, 11 of Si/ SiGe and Si/SiO 2 interface roughness, ⌬. It is clear that, for the current specifications, the scattering potential is more sensitive to fluctuations in oxide rather than Si capping layer thickness. In this respect, the situation is similar to the scattering of silicon inversion layer electrons by remote metal/ oxide interface roughness. 12 Typical oxide fluctuations of ⌬ oxide ϳ0.2 nm will generate a rms scattering potential of ϳ1.4 meV. To obtain the same scattering potential, the alloy thickness fluctuations (⌬ SiGe ) must be 0.4 nm. This difference is attributed to the lower dielectric constant in SiO 2 . The interface roughness limited mobility IR is predicted to behave as In the presence of other scattering mechanisms, e.g., phonon scattering, the resultant mobility will be expected to have a ␤ value of less than 2. However, comparing our experimental results ͑Fig. 1͒ with calculated values of ⌬V using constant ⌬ ͑Fig. 3͒ and constant effective field of 0.15 MV/cm Ϫ1 (N s ϭ1.5ϫ10 12 cm Ϫ2 ) we deduce a value of ϳ3. This high value appears to be associated with the degradation of SiO 2 /Si interface quality with decreasing silicon cap thickness, due to segregation/diffusion of Ge into the cap. 5 Interface state densities, D it , for these samples were deduced from quasistatic C-V measurements 13 and from a comparison of low frequency and high frequency C-V data. 13 Figure  4 shows plots of D it versus energy ͑measured from the valence band edge of silicon͒ for wafer W01 ͑batch A͒. The peak at ϳ0.7 eV has been seen previously by Goh et al. 3 and has been attributed to Si dangling bonds at the oxide interface, the generation of which is enhanced in the presence of Ge. The maximum mobilities, max , for given silicon cap thicknesses are shown in Table I , together with the interface trap densities, D it , either at an observable peak or at midband. There is a clear correlation between max and D it for samples containing SiGe in batch A. As might be expected, max is lower in the epitaxial Si control ͑W06͒ because of the larger effective mass, the absence of light hole/heavy hole splitting and the proximity of the SiO 2 /Si interface. Samples of batch B were grown at a slightly lower growth temperature ͑ϳ430°C͒, and since we observe a higher max for a given cap thickness, this implies that there is less Ge segregation. Nevertheless, the SiGe samples show the same correlation with D it as those in batch A. These SiO 2 /Si interface states, if charged, would not be expected to give rise to appreciable scattering of carriers in the buried alloy.
14 We suggest that an increased roughening of the SiO 2 /Si interface accompanies the generation of these interface states, possibly due to the presence of microscopic clusters of SiGe which may have a different rate of oxidation from silicon. 15 This roughness would be responsible for the decrease in mobility. A similar correlation between D it values and the rms amplitude, ⌬, of the roughness has been demonstrated for Si MOS structures by Koga et al., 16 but the underlying mechanisms which give rise to this effect are probably different from the present case.
In conclusion, we have shown that, depending on the oxide and silicon cap thickness, SiO 2 /Si as opposed to Si/ SiGe interface roughness can limit the hole mobility in the strained SiGe channel. It is argued that this interface roughness scattering is less for devices having thicker silicon caps, not only because the magnitude of the Coulomb potential fluctuation in the channel for a given SiO 2 /Si interface roughness is reduced, but because the smaller amplitude of the Ge segregation tail at the SiO 2 /Si boundary leads to a smoother interface. 
